



Fig. 1A



50



8
G.
H
L





FIG. 3

FIG. 4

FIG. 5A






FIG. 6A




FIG. 6G

20-bit ISA

39 19	Control Control
0 0	Control # Control
0 1	DSP, extensions/Shadow
1 0	DSP # DSP
1 1	20-bit serial

20-bit parallel
 20-bit serial
 40-bit extended
 20-bit serial

FIG. 6B

A 6-bit specifier is used in DSP extended instructions to access memory and register operands.

5	4	3	2	1	0
M/R					
0	0	ac-page	ereg		
0	1	gpr: r0-r15	GPR		
1	ptr : (r0) to (r15)	off	Mem[ptr[0-15]] ptr[0-15] += offset1/offset2	Always postupdate	

This allows access to data memory, ereg and GPR

- Bit 5 = 1: Use rX (X: 0-7) register to obtain effective memory address and post-modify the ptr field by one of two possible offsets specified in rX registers.
 $dmem[ptr]$, $ptr = ptr + offset1$, if off = 0
 $ptr = ptr + offset2$, if off = 1
- Bit 5 = 0: Access ac-page or GPR

If Bit-4 is set to 0, then bits 3:0 control access to the general-purpose register file (r0-15) or to execution unit registers.

GPR	GPR Intr page	ac-page	ac intr page	ereg-Shadow DSP
R0	R0	A0	A0_i	A0
R1	R1	A1	A1_i	A1
R2	R2	T	T	T
R3	R3	TR	TR	TR
R4	R4			
R5	R5			
R6	R6			
R7	R7			
R8	R8			
R9	R9			
R10	R10			
R11	R11			
R12	R12_i			
R13	R13_i			
R14	R14_i			
R15	R15_i			

FIG. 6C

For shadow DSP instructions, the 3-bit specifier for operands is defined as follows:

2	1	0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

EREG1 EREG2

2	1	0
0	0	0
0	0	1
0	1	0
0	1	1

A0 A0

2	1	0
0	0	0
0	0	1
0	1	0
0	1	1

A1 A1

2	1	0
0	1	0
0	1	1
1	0	0
1	0	1

T T

2	1	0
0	1	1
1	0	0
1	0	1
1	1	0

TR TR

2	1	0
1	0	0
1	0	1
1	1	0
1	1	1

SX1 SY1

2	1	0
1	0	0
1	0	1
1	1	0
1	1	1

SX1s SY1s

2	1	0
1	0	1
1	1	0
1	1	1

SX2 SY2

2	1	0
1	1	0
1	1	1
1	1	1

SX2s SY2s

FIG. 6E

Only the shadow DSP instructions can see the above modified page of execution unit registers.

4-bit operand specifier:

Memory operands: (rX) specifies an access out of the data memory to the execution unit for the function that needs to be performed. The address for the access is specified in the rX register in the general register file that hold the 14-bit pointer (16K of addressing) to memory, 5-bit signed offset or a 3-bit unsigned offset that can post-modify the address. In addition each pointer is typed for efficient SIMD processing and includes a permute control for rearranging data elements of a vector on the fly. The "podi" core can deal with 4-element 16-bit real vectors or complex data directly. This ability to manipulate memory data directly reduces the instruction width greatly and allows efficient signal processing.

(rX): Memory Address Registers

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

FIG. 6D

5-bit operand specifier:

The 5-bit specifier includes the 4-bit specifier for general data operands and the special purpose registers. It is used in RISC instructions.

4	3	2	1	0
0				spr: s0-s15
1				gpr: r0-r15

SPR	Intr page
SPR	SPR intr page
0 fu-ctl	fu-ctl_I
1 a-type	a-type_I
2 ps-ctl	ps-ctl
3 t-type	t-type
4 pl-ctl	pl-ctl
5 cb-ctl	cb-ctl_I
6 shuffle	shuffle
7 io_ptr	io_ptr
8 status	status_I
9 loop-ctl	loop-ctl
10 pcr	pcr
11 reserved	reserved
12 reserved	reserved
13 reserved	reserved
14 reserved	reserved
	stack(8)

NOTE: All SPR registers are reset to all zeros at power on reset except for the PCR register.

FIG. 6F

DSP Instructions

39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20

Multiply

1	0	0	PS	S	SX	SY	V/S	SA	DA	Sub-op
					da = $ss \cdot sy$					Nop
					da = $(ss \cdot sy) + sa$					0 0 1 Add
					da = $(ss \cdot sy) - sy$					0 1 0 Sub
					da = $(ss \cdot sy) - sa$					0 1 1 Sub
					da = $min(ss \cdot sy, sa)$					1 0 0 Sub
					da = $max(ss \cdot sy, sa)$					1 0 1 Min
					da = $max(ss \cdot sy, sa)$					1 1 0 Min
					da = $max(ss \cdot sy, sa)$					1 1 1 Max

Add

1	0	1	PS	+	SX	SY	V/S	SA	DA	Sub-op
					da = $ss + sy$					0 0 0 Nop
					da = $ss + sy + sa$					0 0 1 Add
					da = $ss + sy, sa + ss - sy$					0 1 0 Add/Sub
					da = $(ss + sy) \cdot sa$					0 1 1 Mul
					da = $-(ss + sy) \cdot sa$					1 0 0 Mult
					da = $min(ss + sy, sa)$					1 0 1 Min
					da = $max(ss + sy, sa)$					1 1 0 Max
					da = $sum(ss + sy, [ss, sy unused])$					1 1 1 CombAdd

Extremum

1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op
					da = $ext(ss, sy)$					0 0 0 Nop
					da = $ext(ss, sy, sa)$					0 0 1 Ext
					da = $ext(ss, sa) \cdot sy$					0 1 0 Mul
					da = $-ext(ss, sa) \cdot sy$					0 1 1 Mult
					da = $ext(ss, sa) + sy$					1 0 0 Add
					da = $ext(ss, sa) - sy$					1 0 1 Sub
					ext(ss, da) ? 1 = ss, 0 = sy, kca = lc					1 1 0 armaz

Type-match

1	1	0	PS	0	SX	SY	x	x	0	Sub-op
					x	x	x	x	x	1 1 1
					x	x	x	x	x	1 1 1
					x	x	x	x	x	1 1 1
					x	x	x	x	x	1 1 1

nop

Permute

Reserved

Permute

Control and specifier Extensions

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Mul 0 Pred PL Sd Sy And US S S S 0 SA DA And 0 0

Add 0 Pred PL Sd Sy U Sub-ext 0 SA DA And 0 0

Nop (unused)
 Mul/MulN
 Min/max

Ext 0 Pred PL Sd Sy U-ctd Gx Sub-ext 0 SA DA And 0 0

Add/Sub
 Mul

0 Pred PL Sd Sy U Gx Sub-ext 0 SA DA And 0 0

Type/offset/Permute extensions

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Pred PL x Type:SX 0 SA DA x 0 1

0 Pred PL Permute:SX 0 SA DA Pw 1 0

0 Pred URA URA Pw Offset:SX 0 SA DA Pw 1 1

Type override
 Permute override
 Offset override

Shadow DSP

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Op PL op SA erreg1 DA erreg2 1 SA DA Sub-op

nop

1 1 0 PL 0 x x x Pred x x x x 0 SA DA 1 1 1

FIG. 6H

FIG. 6I

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
add,sub	1	Pred	0	0	0		RX				RY		RZ								
max,min	1	Pred	0	0	0		RX				RY		RZ								
Shift	1	Pred	0	0	1		RX				U14		RZ								
Logic	1	Pred	0	1	0		RX				RY		RZ								
Mux	1	Pred	0	1	1		RX				RY		RZ								
mov	1	Pred	0	1	1		RX				D2		P0								
add3	1	Pred	0	1	1		S4				D2		P0								
movw,org	1	Pred	0	1	1		RX				x	x	0								
Ldm	1	Pred	0	1	1		unit	eng			0	0	0								
Setbits	1	Pred	1	0	0		RX				D21		D22								
Setbits	1	Pred	1	0	0		U14,POS				P0		U14								
Setbit	1	Pred	1	0	0		U14,POS				RZ		R21		0	0	1				
Movw	1	Pred	1	0	0		U14,POS				RZ		R21		U12		0	0	1		
Jmp	1	Pred	1	0	0		S48				RZ										
Call	1	Pred	1	0	1		Sig				0	Pred	D0								
Loop	1	Pred	1	0	1		Sig				1	Pred	D0								
Jmp	1	Pred	1	0	1		U15: Count				U15: Lsize		U12: Lst		0	1					
Call	1	Pred	1	0	1		RX	x	x	x	x	x	0	Pred	1	0					
Loop	1	Pred	1	0	1		RX	x	x	x	x	x	1	Pred	1	0					
Test	1	Pred	1	1	0		RX	x	x	x	x	x	1	U15: Lsize		U12: Lst		1			
Testb	1	Pred	1	1	0		RX				RY		PZ		x	x	x	x	x	x	
Andp, orp	1	Pred	1	1	0		P0				P0		P1		P2		B	0	1		
Load	1	Pred	1	1	0		P0				P0		P1		P2		A	1	1		
Store	1	Pred	1	1	1		MZ				RZ		Ext		0	0	0				
oLoad	1	Pred	1	1	1		MZ				RZ		Ext		1	0	0				
oStore	1	Pred	1	1	1		MZ				RZ		1	1	1	0	0	0			
Extended	1	Pred	1	1	1		MZ				RZ		1	1	1	1	0	0			
Logic2	1	Pred	1	1	1		RX				RY		PZ		x	x	x	x	x	x	
movw,org	1	Pred	1	1	1		unit	eng			RZ		P0		P1		P2				
Cbr	1	Pred	1	1	1		RX	x	x	x	RZ		0	0	1	1	1				
Parity	1	Pred	1	1	1		RX	x	x	x	PZ		0	1	0	1	1	1			
Sum	1	Pred	1	1	1		MZ				RX		1	1	0	1	1	1			
Abs	1	Pred	1	1	1		MZ				RZ		0	0	1	1	1	1			
Neg	1	Pred	1	1	1		MZ				RZ		0	1	1	1	1	1			
Div-step	1	Pred	1	1	1		RX				RZ		1	0	1	1	1	1			
Round	1	Pred	1	1	1		RX	x	x	x	RZ		0	1	1	1	1	1			
Round	1	Pred	1	1	1		RX	x	x	x	RZ		0	1	1	1	1	1			
Return	1	Pred	1	1	1		P0				P0		P1		P2						
Zero ac	1	Pred	1	1	1		ac #				0	1	0	1	1	1	1	1	1		
ISync	1	Pred	1	1	1		RZ				0	1	1	1	1	1	1	1	1		
Swi	1	Pred	1	1	1		U13				0	1	1	1	1	1	1	1	1		
Nop	1	Pred	1	1	1		U13				1	1	1	1	1	1	1	1	1		

Extended Control

		Bits 13:2 of upper half (0:20)																													
13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Insert/Extract		RX																													
Insert		RX																													
Shift		RX																													
Rotate		RX																													
Jmp, call		RX																													
decop		RX																													
mult		RX																													
addsub		RX																													
Round		RX																													
Logic2		RX																													
Test		RX																													
Testb		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													
Round		RX																													

445

RUTH

11

5

15

100

1

41

FIG. 61




Figure 7

Pipeline Controller 304




Figure 8A




Figure 8B




FIG. 9A





FIG. 9B

Instructions
TO INSTRUCTION REGISTERS 7/5

DATA TYPES


SP CONFIGURATION

1 X 4 R




2 1 X 40

1 X 8 R




2 1 X 40

1 X 16 R




2 1 X 40

1 X 32 R



2 1 X 40

1 X 40 R




2 1 X 40

SXA OR SYA
 550 554

FIG. 12 A

DATA TYPE


1 X 4 R



SP CONFIGURATION


2 1x16

1 X 8 R




2 1x16

1 X 16 R




2 1x16

1 X 32 R



2 1x16

1 X 40 R




2 1x16

SXM 552A-552B
OR
SYM 556A-556B

FIG. 12B

DATA TYPE


$1 \times 4C$



SD
CONFIGURATION


$\approx 2 \times 40$

$1 \times 8C$




$\approx 2 \times 40$

$1 \times 16C$




$\approx 2 \times 40$

$1 \times 32C$



$\approx 2 \times 40$

$1 \times 40C$




$\approx 2 \times 40$

SXA 550A AND SXA 550B
OR
SYA 554A AND SYA 554B

FIG. 12C

DATA TYPE


$2 \times 16C$



SP CONFIGURATION


$2 \times 4 \times 40$

$2 \times 32C$



$2 \times 4 \times 40$

$2 \times 40C$



$2 \times 4 \times 40$


SXA550A, SXA550B, SXA550C, AND SXA550D

SYA554A, SYA554B, SYA554C, AND SYA554D


FIG. 12D

DATA TYPES


1x4C




1x8C




1x16C



1x32C



1x40C



OR
SYM556A AND SYM556B

S P CONFIGURATION

1 2x16

2 2x16

3 2x16


4 2x16

5 2x16

FIG. 12E

DATA TYPE


$2 \times 32C$
OR
 $2 \times 40C$



SP CONFIGURATION

2×16

$2 \times 16C$



2×16

SXM552A, SXM552B, SXM552C, AND SXM552D

SYM556A, ^{SR}SYM556B, ^{SR}SYM556C, AND SYM556D

FIG. 12F

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 R$
Type Matching R: $\text{Max } (N_1 \text{ or } N_2) \times \text{Max } (S_1 \text{ or } S_2) R$

Fig. 13A

Operand 1 Data Type: $N_1 \times S_1 C$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching C: $\text{Max } (N_1 \text{ or } N_2) \times \text{Max } (S_1 \text{ or } S_2) C$

Fig. 13B

Operand 1 Data Type: $N_1 \times S_1 R$
Operand 2 Data Type: $N_2 \times S_2 C$
Type Matching R+C: $\text{Max } (N_1 \text{ or } N_2) \times \text{Max } (S_1 \text{ or } S_2) C$

Fig. 13C

	1x16 real	2x16 real	1x16 cmplx	4x16 real	2x16 cmplx	1x32 real	2x32 real	1x32 cmplx	4x32 real	2x32 cmplx	1x40 real	2x40 real	1x40 cmplx	4x40 real	2x40 cmplx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	2 unit	4 unit	4 unit							
2x16 real	2 unit	2 unit													
1x16 cmplx		2 unit			4 unit										
4x16 real		4 unit				4 unit									
2x16 cmplx		4 unit													
1x32 real		2 unit													
2x32 real		4 unit													
1x32 cmplx		4 unit													
4x32 real															
2x32 cmplx															
1x40 real															
2x40 real															
1x40 cmplx															
4x40 real															
2x40 cmplx															

FIG. 14

	1x16 real	2x16 real	1x16 cpx	4x16 real	2x16 cpx	1x32 real	2x32 real	1x32 cpx	4x32 real	2x32 cpx	1x40 real	2x40 real	1x40 cpx	4x40 real	2x40 cpx
1x16 real	1 unit	2 unit		4 unit		1 unit	4 unit		4 unit		1 unit	2 unit		4 unit	
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cpx															
4x16 real	4 unit			1/4 unit		4 unit			4 unit					4 unit	
2x16 cpx															
1x32 real	1 unit	2 unit		1 unit		1 unit	2 unit		4 unit		1 unit	2 unit		4 unit	
2x32 real	4 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cpx															
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cpx															
1x40 real	1 unit					1 unit			1 unit		1 unit				
2x40 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x40 cpx															
4x40 real	4 unit		4 unit			4 unit			4 unit					4 unit	
2x40 cpx															

FIG. 15A

	1x16 real	2x16 real	1x16 cpx	4x16 real	2x16 cpx	1x32 real	2x32 real	1x32 cpx	4x32 real	2x32 cpx	1x40 real	2x40 real	1x40 cpx	4x40 real	2x40 cpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cpx	2 unit		2 unit					2 unit			2 unit		2 unit		
4x16 real	4 unit			1 unit		4 unit			4 unit					4 unit	
2x16 cpx	4 unit				4 unit					4 unit					4 unit
1x32 real	1 unit	2 unit				1 unit	2 unit	2 unit	4 unit		1 unit	2 unit	2 unit	4 unit	
2x32 real	2 unit	2 unit				2 unit						2 unit			
1x32 cpx	2 unit		2 unit			2 unit		2 unit			2 unit		2 unit		
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cpx	2 unit			4 unit						4 unit					4 unit
1x40 real	1 unit	2 unit				1 unit	2 unit	2 unit	4 unit		1 unit	2 unit		4 unit	
2x40 real	2 unit	2 unit				2 unit	2 unit				2 unit				
1x40 cpx	2 unit		2 unit			2 unit	2 unit						2 unit		
4x40 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x40 cpx	4 unit			4 unit					4 unit						4 unit

FIG. 15 B




FIG. 16

Data Type: N x S (R/C)

FIG. 17

(rX): Memory Address Registers




FIG. 18

DATA TYPE 1801

- 0000: 1x16 real
- 0001: 2x16 real
- 0010: 1x16 complex
- 0011: 4x16 real
- 0100: 1x32 real
- 0101: 2x32 real
- 0110: 1x32 complex
- 0111: 2x16 complex
- 1000: 4x32 real
- 1001: 2x32 complex
- 1010: 1x40 real
- 1011: 2x40 real
- 1100: 1x40 complex
- 1101: 4x40 real (only for local add unit operations)
- 1110: 2x40 complex (only for local add unit operations)
- 1111: Reserved

FIG. 19

PERMUTE TYPE

X 531 / Y 533

PERMUTE/803

26 25 04 23 22




FIG. 20




FIG. 21

$$X' = [SX_{10}, SX_{11}, SX_{12}, SX_{13}] \text{ e.g. } [x_0, x_1, x_2, x_3]$$

$$X'' = [SX_{20}, SX_{21}, SX_{22}, SX_{23}] \text{ e.g. } [x_4, x_5, x_6, x_7]$$

where SX_{ab} : S =Source; a =delay; b =SP unit number (e.g. SP3, SP1, SP0; or termed u3, u2, u1, u0)

$$y' = [SY_{10}, SY_{11}, SY_{12}, SY_{13}]$$

$$y'' = [SY_{20}, SY_{21}, SY_{22}, SY_{23}]$$

where SY_{ab} : S =Source; a =delay; b =SP unit number (e.g. SP3, SP2, SP1, SP0; or termed u3, u2, u1, u0)

FIG. 22A

shuffle **Shuffle Control Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u3	u2	u1	u0		u3	u2	u1	u0		u3	u2	u1	u0		u3	u2	u1	u0		u3	u2	u1	u0		u3	u2	u1	u0			
SY2S										SY1S										SX2S										SX1S	

Units are connected to their nearest neighbors for shuffling the sources using the following bit diagram:

00 Unit N+1, SX1 = X' (right)

01 Unit N+1, SX2 = X'' (right)

10 Unit N-1, SX1 = X' (left)

11 Unit N-1, SX2 = X'' (left)

For example to shift the sources to the left by one:

3	2	1	0	From
2	1	0	3	Into

The bits should be 10101010 (\$AA)

FIG. 22C

FIR Filter
$$\begin{bmatrix} x_0 \\ x_1 \\ \vdots \\ x_N \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix} = x_0 y_0 + x_1 y_1 + \dots + x_N y_N$$

Primary Stage

Cycle #

1

2

3

...

N

Primary Stage Computations

SP0 SP1 SP2 SP3

$$\begin{array}{l} x_0 y_0 + (x_1 y_1) + (x_2 y_2) + (x_3 y_3) \\ (x_4 y_4) + (x_5 y_5) + (x_6 y_6) + (x_7 y_7) \\ (x_8 y_8) + (x_9 y_9) + (x_{10} y_{10}) + (x_{11} y_{11}) \\ \vdots \\ x_{N-3} y_{N-3} + x_{N-2} y_{N-2} + x_{N-1} y_{N-1} + x_N y_N \end{array}$$

Shadow Stage

Cycle #

1

No operation

2

No operation

3

($x_1 y_0 + (x_2 y_1) + (x_3 y_2) + (x_4 y_3)$)

4

($x_5 y_4 + (x_6 y_5) + (x_7 y_6) + (x_8 y_7)$)

...

N+2

Shadow Stage Computations

SP0' SP1' SP2' SP3

$$\begin{bmatrix} x_1 \\ \vdots \\ x_{N+1} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

(shuffle x' left by one)

$$x_{N-2} y_{N-3} + x_{N-1} y_{N-2} + x_N y_{N-1} + x_{N+1} y_N$$

Subsequent Cycles

Primary Stage

Cycle #

N+1

...

2N

...

N+4

...

3N

$$\begin{bmatrix} x_2 \\ \vdots \\ x_{N+2} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

Shadow Stage

Cycle #

N+3

...

N+5

...

N+7

$$\begin{bmatrix} x_3 \\ \vdots \\ x_{N+3} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_4 \\ \vdots \\ x_{N+4} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_5 \\ \vdots \\ x_{N+5} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

FIG. 22B




FIG. 23A

FIG. 23A

FIG. 23B




FIG. 23





FIG. 23B


SPO
Shadow
Mux



$$\begin{aligned}
 X_0 &= SX_{10}, SX_{20} \\
 X_1 &= SX_{11}, SX_{21} \\
 X_3 &= SX_{13}, SX_{23}
 \end{aligned}$$

FIG. 24A


SP1
Shadow
Mux



$$\begin{array}{c}
 \boxed{X_3 \quad X_2 \quad X_1 \quad X_0} \\
 \downarrow \\
 X_1 = SX_{11}, SX_{21} \\
 X_2 = SX_{12}, SX_{22} \\
 X_0 = SX_{10}, SX_{20}
 \end{array}$$

FIG. 24B


512
Shadow
Mux



$$\begin{aligned}
 X_2 &= SX_{12}, SX_{22} \\
 X_3 &= SX_{13}, SX_{23} \\
 X_1 &= SX_{11}, SX_{21}
 \end{aligned}$$

FIG. 24C

SP3
Shadow
Mux



$$\begin{aligned}X_3 &= SX_{13}, SX_{23} \\X_0 &= SX_{10}, SX_{20} \\X_2 &= SX_{12}, SX_{22}\end{aligned}$$

FIG. 24D




FIG. 25

150





FIG. 26

—
—
—

2702






FIG. 28


LOGICAL ADDRESS (WORDS)	Logical BITS	ASSUME 8 BITS/WORD	Physical BITS	Physical ADDRESS (WORDS)
MAX/8 - MAX/8 - 64K	MAX - 512K			MAX/8
MAX/8 - 128K	MAX - 1024K		MAX - 512 K	MAX/8 - 64K
MAX/8 - 192K	MAX - 1536K		MAX - 1024 K	MAX/8 - 128K
MAX/8 - 256K	MAX - 2048K		MAX - 1536 K	MAX/8 - 192K
MAX/8 - 320K	MAX - 2560K		MAX - 2048 K	MAX/8 - 256K
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
448K	3584K		4096K	512K
384K	3072K		3584K	448K
320K	2560K		3072K	384K
256K	2048K		2560K	320K
192K	1536K		2048K	256K
(192K-1)	(1536K-1)		(1024K-1)	(256K-1)
128K	1024K		1536K	192K
64K	512K		1024K	128K
0K	0K		512K	64K
			0K	0K



MEM BLOCK DN
 MEM BLOCK GN
 MEM BLOCK BN
 MEM BLOCK AN

MEM BLOCK D2
 MEM BLOCK C2
 MEM BLOCK B2
 MEM BLOCK A2

MEM BLOCK D1
 MEM BLOCK C1
 MEM BLOCK B1
 MEM BLOCK A1

FIG. 29








FIG. 33A

27.19 A.A. - 2719 MN





FIG. 333 B



2020






Fig. 36 A




Hydrocode & designer's view
 OFFSET Physical address space

→ FIG. 36C



→ FIG. 36B






Fig. 38A





Fig. 38B







FIG. 40



47
L T G.





FIG. 42



3

G.
1/1A




FIG. 44A





FIG. 45






FIG. 4 (a)

FIG. 4 (b)